

EECT 6326

Analog Integrated Circuit

Design

Design of a Two Stage Amplifier

Justin Alejandro

Contents

1. Design Specifications.....	3
2. Introduction.....	3
3. Design Considerations.....	3
4. Hand Calculations.....	3
6. Device sizing and biasing.....	7
5. Schematic and Symbol View.....	8
7. Simulation Results & amplifier.....	9
7.1 OVSR.....	10
7.2 Differential Voltage gain.....	11-13
7.3 Unity gain bandwidth.....	11-13
7.4 Phase Margin.....	11-13
7.5 Power Dissipation.....	14
7.6 CMRR.....	14
7.6 Average Slew Rate.....	15
8. Results.....	17
9. Score.....	17
10. Conclusion.....	17

1. Design Specifications

Design a differential input and single-ended output amplifier. The amplifier is to be powered from a 1.5 V power supply. The amplifier has only one ideal current source, ISS. Use IBM 0.13 μm CMOS process to best meet the following specifications:

Specifications	Required	Obtained
Supply Voltage, (VDD)	= 1.5 V	1.5 V
Capacitive Load, (CL)	= 2pF	2pF
Output Voltage Swing Range (OVSR)	>1.20V	1.217
Voltage Gain, ($A_{vd} = v_o/v_{id}$)	≥ 75 dB	76.9608dB
Unity-gain frequency, (UGF)	≥ 5 MHz	6.91MHz
Phase margin, (PM)	$\geq 60^\circ$	61.197
Total Power Dissipation, (P _{diss})	≤ 0.1 mW	0.087405mW
Common mode rejection Ratio (CMRR)	> 70dB	70.8598db
Average Slew Rate ($(S_{r+} + S_{r-})/2$)	>4 V/us	5.65V/us

Figure 1. Table of Design specifications

2. Introduction

Our approach to designing the circuit was inspired from the two stage amplifier chapter in the Razavi textbook. We simulated the performance of the differential amplifier topology.

3. Design Considerations

In our circuit we have used the following W/L ratios for the transistors –

- (W/L) M1 = (W/L) M2
- (W/L) M3 = (W/L) M4 = 3x (W/L) M1,2
- (W/L) MB0
- (W/L) MB2

4. Hand Calculations

Power Dissipation = $V_{dd} * (\text{Current through all branches in the circuit})$

$$P_{diss} \leq 0.05\text{mW}$$

$$V_{DD} * I_{SS} \leq 0.1 \text{ mW}$$

$$I \leq (0.1 * 10^{-3} / 1.5)$$

$$I \leq 66 \mu\text{A} \quad \text{My power budget for my current mirrors}$$

Unity Gain Frequency

$$F_u \geq 5\text{MHz}$$

$$W_u = 2 \cdot \pi \cdot F_u$$

$$W_u \geq 2 \cdot \pi \cdot 5\text{MHz}$$

$$W_u \geq 10 \cdot \pi \text{ Mhz} = \pi \cdot 10^7$$

$$W_u \geq 3.15 \cdot 10^7 \text{ or } 31.5 \text{ rad/s}$$

This means $A_{vd} = 0$ must occur beyond 31.5 rad/s

Small Signal

For Phase margin $\geq 60^\circ$

$$P_2 = 2 \cdot U_{GF} \Rightarrow G_{m2}/C_L = 2 \cdot G_{m1}/C_m = 2 (5.3\text{MHz}) (2\pi)$$

$$G_{m2} = (10.6\text{M}) \cdot (2\pi) (2\text{pF}) = 133.3 \mu\text{A/V} \rightarrow \text{target}$$

$$G_{m1} = 150 \mu\text{A/V} \rightarrow \text{original assumption}$$

$$C_m = 2 \cdot G_{m1}/G_{m2} \quad C_L = 2150/133.2 (2\text{pF}) = 4.5\text{pF} = C_m$$

$$R_m = 1/G_{m2} = 1/133.2 \mu = 7.5\text{Kohms} = R_m$$

Assume $R_1 = 1.5\text{Mohm}$

If Gain with a margin = $75\text{db} + 3\text{db} = 78\text{dB} = 7943028$

$$R_L = \text{Gain}/(G_{m1} \cdot G_{m2} \cdot R_1) = 7943.28 / (133.2 \mu \cdot 150 \mu \cdot 1.5\text{M}) = 2650.041\text{Kohm}$$




Figure 2. Small Signal model gain check w/ parameters




Figure 3. Small signal ac stability check

1st Stage design.

Finding out how to tweak a small signal model for desired effects.

$$G_{m1} = 175 \mu\text{A/V}$$

$$I_{B0} > SR * C_m = 4.2 \text{ V/us} * 4.5 \text{ pF} = 18.9 \mu\text{A}$$

Assuming L_{min} is $= 0.4 \mu\text{m}$ and we should do 4x the min we will do

$$L = 0.4 \mu\text{m} * 4 = 1.6 \mu\text{m}$$

$$W_{1,3} \text{ is set to } 11.2 \mu\text{m} \text{ therefore } W_{2,4} = 3 * W_{1,3} = 3 * 11.6 \mu\text{m} = 33.6 \mu\text{m}$$

And found 30 μA bias allows for a G_{m1} of 175. After, performed a quick ac test to see dc gain is 266 for first stage while >250 is desired




Figure 4. Avd 1st stage check




Figure 5. 1st stage amplifier schematic

Everything in saturation with dc check and g_m 1,2 is 175 is good

2nd Stage design

Sizing W of ML is essential the $IB2/ID3 \cdot (W/L)^3$ so WL was tweaked after tests to be $67.2\mu m$ which helps us find biasing currents within our bias current budget

$Mb1$ was original twice as big as $M1,4$ but when changes were made it was left at $19.2\mu m$ and $Mb0$ was reduced to reduce overall power dissipation and then $Mb2$ was tweaked to achieve the right current to make sure the two stage amplifier was in saturation with the proper spec values

$$(I_{b0} + I_{b1} + I_{b2}) \cdot V_{DD} < 0.1mW$$

$$I_{b0} + I_{b1} + I_{b2} < 66.66\mu A$$

I would find tweaking the second stage with the right parameters would change my G_{m2} values and a bit of my G_{m1} when I altered current. This changes my C_m and R_m values which end up being $C_m = 4.5pF$ & $R_m = 3.257K$




Figure 6. Two stage schematic saturation

5. Device sizing and biasing table

Transistors	W(μm)	L(μm)	W/L ratio	Ids(μA)
Mb0	4.8 μm	1.6 μm	3	4.5 μA
Mb1	19.2 μm	1.6 μm	12	26.54 μA
Mb2	19.2 μm	1.6 μm	12	27.19 μA
M1, M4	11.2 μm	1.6 μm	7	13.27 μA
M3, M2	33.6 μm	1.6 μm	21	13.27 μA
ML	67.2 μm	1.6 μm	42	27.19 μA

Figure 7. Table of W/L design of transistors

KEEP IN MIND MY VSS = 0 =GND

6. Schematics of the amplifier




Figure 8. Schematic of Two Stage Amplifier

6.1 Symbol of Amplifier




Figure 9. Symbol of amplifier

Sorry had pos and neg like that on the new tested symbol




Figure 10. Two stage sizes and schematic used for tests

7. Results and Setups

7.1 OVSR




Figure 11. DC Test Schematic method 1




Figure 12. Output swing of method 1

swing $1.3877-0.116+1.21717$




Figure 13. Output and Schematic of method 2

method two finding range of linear region

1.419 and 0.04567 = 1.3733 well I am going to use the other one b/c worse case... and it still obtain original goal anyways

7.2, 7.3, 7.4 GBW, Avd, PM




Figure 14. Schematic for Avd, GBW, PM tests and dc sweep




Figure 15. Frequency response output graph

UGB = 6.91 MHz

Avd = 76.96 dB

PM = $180 - 118.803 = 61.197$ degrees

power dissipation




Figure 16. Current consumption

$$58.27 \times 1.5 = 87.405 \mu\text{W} \text{ or } 0.087 \text{mW}$$

CMRR




Figure 17. Schematic for CMRR tests




Figure 18. CMRR output

6.101db

$76.9608 - 6.101 = 70.8598\text{db} = \text{CMRR}$

Average Slew Rate




Figure 19. Schematic for transients




Figure 20. Transient response




Figure 20. Transient response (fall)

$$(6.296 + 5.007) / 2 = 5.65$$

$$1\text{MV/s} = 1\text{V}/\mu\text{s}$$

8. Results

The summary of the simulation results is listed below in comparison with the specification of the design.

Specifications	Required	Obtained
Supply Voltage, (VDD)	= 1.5 V	1.5 V
Capacitive Load, (CL)	= 2pF	2pF
Output Voltage Swing Range (OVSR)	>1.20V	1.217
Voltage Gain, (Avd = vo/vid)	≥ 75 dB	76.9608dB
Unity-gain frequency, (UGF)	≥ 5 MHz	6.91MHz
Phase margin, (PM)	≥ 60 °	61.197
Total Power Dissipation, (P _{diss})	≤ 0.1mW	0.087405mW
Common mode rejection Ratio (CMRR)	> 70dB	70.8598db
Average Slew Rate (Sr+ + Sr-)/2	>4 V/us	5.65V/us

Figure 1. Table of Design specifications

9. Score

	Avd	OVSR	SR	CMRR	GBW	PM	P _{diss}
Simulation Results	76.9608dB	1.217	5.65V/us	70.8598db	6.91MHz	61.197 °	0.087405 mW

Figure 13. Table of Score calculation

$$\begin{aligned}
 \text{Score} = & \min \left[15, 15 \left(\frac{\text{Avd}}{75\text{dB}} \right) \right] + \min \left[15, 15 \left(\frac{\text{OVSR}}{1.2\text{V}} \right) \right] + \min \left[15, 15 \left(\frac{\text{SR}}{4} \right) \right] + \min \left[10, 10 \left(\frac{\text{CMRR}}{70\text{dB}} \right) \right] \\
 & + \min \left[15, 15 \left(\frac{\text{GBW}}{5} \right) \right] + \min \left[15, 15 \left(\frac{\text{PM}}{60} \right) \right] + \min \left[15, 15 \left(\frac{0.1\text{mW}}{\text{P}_{\text{diss}}} \right) \right]
 \end{aligned}$$

Figure 14. Score equation

$$\text{Score} = 15+15+15+10+15+15+15= 100$$

10. Conclusion

A two stage amplifier and single ended output amplifier is designed with an ideal current source and current mirrors. All specifications were met, reaching a gain of 76.96dB, a unity gain frequency of 6.91MHz, a phase margin of 61.197, and a power dissipation of 0.087mW